

DEPT. OF ELECTRONICS & COMMUNICATION ENGG

CERTIFICATE

THIS IS TO CERTIFY THAT THE MINI PROJECT ENTITLED

NOVEL HIGH SPEED VEDIC MULTIPLIER PROPOSAL INCORPORATING ADDER BASED ON QUATENERY SIGNED DIGIT NUMBER SYSTEM

IS THE BONAFIDE WORK OF

REBELLI ANUSHA

16251A04G4

JINNE DURGA

17255A0432

YEROLU EVAN JEMIMA

16251A04J0

SUBMITTED IN PARTIAL FULFILMENT OF THE REQUIREMENT FOR THE AWARD
OF DEGREE OF BACHELOR OF TECHNOLOGY IN ELECTRONICS AND
COMMUNICATION ENGINEERING DURING THE YEAR 2018-2019


Dr.B.Venkateshulu

PROF & HOD, ECE


Dr.K.Ragini

GUIDE