# DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING

## **POWER CONVERTERS SIMULATION LAB**

2023



G. Narayanamma Institute of Technology & Science

(For Women)

Shaikpet, Hyderabad – 500 104

## G. Narayanamma Institute of Technology & Science (For Women)

## **Department of Electrical and Electronics Engineering**

I Year M.Tech. II- Semester (PEED)- A.Y. 2024-25

## **POWER CONVERTERS SIMULATION LAB**

## **List of Experiments**

- 1. Simulation of Buck and Boost converter with open loop operation.
- 2. Simulation of Cuk and Fly Back converter with open loop operation.
- 3. Simulation of Z-source inverter.
- 4. Three Level three phase Sinusoidal PWM based H-Bridge Inverter.
- 5. Five Level three phase Sinusoidal PWM based H- Bridge Inverter.
- 6. Three Level three phase Sinusoidal PWM based Flying Capacitor Inverter.
- 7. Five Level three phase Sinusoidal PWM based Flying Capacitor Inverter.
- 8. Three Level three phase Sinusoidal PWM based Diode Clamped Inverter.
- 9. Five Level three phase Sinusoidal PWM based Diode Clamped Inverter.
- 10. Space Vector Pulse Width Modulation technique for Single phase inverter.

## **Additional Experiment**

11. Generation of Square waveform using FPGA -Xilinx.

Power Converters Simulation lab

M. Tech – II Sem

#### **BUCK CONVERTER**

Aim: To study the open loop operation of Buck Converter with R-Load using MAT LAB / SIMULINK software.

**Circuit Diagram:** 



**Theory:** 

A buck converter is a dc-to-dc power converter which produces lower average output voltage that the dc input voltage . The circuit operation can be divided into two modes.

Mode-1:



When switch is ON at t=0, the input current flows through the inductor L, capacitor C and load **R**. The voltage across inductor,  $V_L = V_s - V_o$ .

#### Power Converters Simulation lab

M. Tech – II Sem

Mode-2:



When switch is OFF at  $t=t_1$ , the diode conducts due to the energy stored in the inductor. Inductor current continues to flow through inductor L, capacitor C, diode D and load R. When the switch is opened, the voltage across the inductor is  $V_L = -V_O$ .

During the OFF state, the inductor current falls until switch Q1 is ON again in the next cycle. This operation is repeated for every cycle. The output voltage of the converter varies linearly with the duty cycle for a given input voltage.

As 
$$D = \frac{T_{on}}{T}$$

 $T_{on} = DT$ 

Then,

$$T_{off} = (1 - D)T$$

Inductor, 
$$L = \frac{V_s D(1-D)}{f\Delta I}$$
  
Capacitor,  $C = \frac{V_s D(1-D)}{8L\Delta V_c f^2}$ 

As the buck converter requires only one transistor, it is simple and has high efficiency approx. greater than 90%.

## Power Converters Simulation lab

M. Tech – II Sem

#### **Theoretical Waveforms:**



#### **Design Specifications:**

Assume:  $V_s = 50V$ ; D = 0.5; P = 50W; and Frequency, f = 25KHz

$$\rightarrow Vo = DV_s \Rightarrow V_o = 0.5 \times 50$$

$$\therefore V_o = 25V$$

$$\rightarrow P_o = I^2 R \Rightarrow P_o = \frac{V_o^2}{R} \quad [I = \frac{V}{R}] \quad \Rightarrow 50 = \frac{25^2}{R}$$

$$\therefore R = 12.5\Omega$$

Power Converters Simulation lab

M. Tech – II Sem

$$\rightarrow I_o = \frac{V_o}{R} \Longrightarrow I_o = \frac{25}{12.5}$$
$$\therefore I_o = 2A$$

Assume that  $\Delta I = 0.1A$ ;  $\Delta V_c = 0.1V$ 

$$\rightarrow L = \frac{V_s D(1-D)}{f\Delta I} \Rightarrow L = \frac{50 \times 0.5(1-0.5)}{25 \times 1000 \times 0.1}$$

$$\therefore L = 5mH \qquad 50 \times 0.5 \times (1-0.5)$$

$$\rightarrow C = \frac{V_s D(1-D)}{8L\Delta V_c f^2} \Rightarrow C = \frac{8 \times 5 \times 10^{-3} \times 0.1 \times (25 \times 10^3)^2}{8 \times 5 \times 10^{-3} \times 0.1 \times (25 \times 10^3)^2}$$

$$\therefore C = 5\mu F$$

#### **Procedure:**

- 1. Rig up the circuit as per the circuit diagram.
- 2. The inductor and capacitor values are chosen as per the theoretical calculations.
- 3. The circuit is simulated for variable duty cycle and for various load values.
- 4. The current through inductor, voltage across inductor ,current through capacitor , voltage across capacitor and output voltage ,current waveforms are traced for all conditions.

#### **Simulation Waveforms:**









Power Converters Simulation lab

M. Tech – II Sem

### **BOOST CONVERTER**

Aim: To study the open loop operation of Boost Converter with R-Load using MAT LAB / SIMULINK software.

**Circuit Diagram:** 



Mode-1



When the switch is ON at t=0, the input current rises and flows through inductor L and switch SW.



Mode - 2 begins when transistor is switched OFF at t = t1, the current that was flowing through the transistor would now flow through L, C, load, and diode. When the switch is OFF the energy stored in the inductor is released to the load.



Power Converters Simulation lab

M. Tech – II Sem

Formulae related to Boost Converter:

$$V_o = rac{V_s}{1-D}$$
 ,  $I_o = I_s (1-D)$  ,  $L = rac{V_s D}{f\Delta I}$  and  $C = rac{I_o D}{f\Delta V_c}$ 

#### **Design Specifications:**

Assume  $V_s = 50V$ ; D = 0.5; P = 100W: f = 25KHz

$$\rightarrow V_o = \frac{V_s}{1 - D} \Longrightarrow \frac{50}{1 - 0..5} = 100V$$

$$\rightarrow P_o = \frac{V_o^2}{R} \Rightarrow \frac{100^2}{100} = 100\Omega$$

$$\rightarrow I_o = \frac{V_o}{R} \Rightarrow \frac{100}{100} = 1A$$

$$\rightarrow L = \frac{V_s D}{f\Delta I} = \frac{50 \times 0.5}{25 \times 10^3 \times 0.1} = 0.01H = 10mH \quad (\cdot Assume \ \Delta I = 0.1)$$

$$\rightarrow C = \frac{I_o D}{f \Delta V_c} = \frac{1 \times 0.5}{25 \times 10^3 \times 0.1} \Rightarrow 0.0002F = 200 \mu F \quad (\bullet Assume \ \Delta V_c = 0.1)$$

#### **Procedure:**

- 1. Rig up the circuit as per the circuit diagram.
- 2. The inductor and capacitor values are chosen as per the theoretical calculations.
- 3. The circuit is simulated for variable duty cycle and for various load values.
- 4. The current through inductor, voltage across inductor ,current through capacitor , voltage across capacitor and output voltage ,current waveforms are traced for all conditions.







Power Converters Simulation lab

M. Tech-II Sem

#### **CUK CONVERTER**

Aim: To study the open loop operation of Cuk Converter with R-Load using MAT LAB / SIMULINK software.

**Circuit diagram:** 



**Theory:** A Cuk converter is a dc-to-dc power converter which produces output voltage either greater than or less than the dc input voltage . The circuit operation can be divided into two modes.

#### Mode 1:



When the switch is turned ON at t=0, the current through inductor L rises. At the same time the voltage across capacitor C reverse bias diode D and is turned OFF. The capacitor C discharges its energy to the circuit formed by C, Co and Lo.

#### Mode2:



## Power Converters Simulation lab

M. Tech – II Sem

when the switch is turned OFF at t=t, the capacitor C is charged from the input supply and the energy stored in the inductor Lo is transferred to the load. The diode D and switch SW provides a synchronous switching action. The capacitor C is the medium for transferring energy from the source to the load.

#### **Theoretical Waveforms:**



Power Converters Simulation lab

M. Tech – II Sem

Formulae related to Cuk converter:

$$V_o = \frac{-V_s D}{1-D} I_s = \frac{I_a D}{1-D}$$
  
$$\Delta I_1 = \frac{V_s D}{fL_1}, \quad \Delta I_2 = \frac{V_s D}{fL_2}$$
  
$$\Delta V_{c1} = \frac{I_s (1-D)}{fC_1}, \quad \Delta V_{c2} = \frac{V_s D}{8C_2 L_2 f^2}$$

**Design Specifications:** Assume:  $V_s = 100V$ ; f = 50KHz; D = 0.5

$$\rightarrow V_o = \frac{-V_s D}{1 - D} = \frac{-100 \times 0.5}{1 - 0.5} = 100V$$

$$\rightarrow I_s = \frac{I_a D}{1 - D} = \frac{0.5 \times 10}{1 - 0.5} = 10A$$

$$\rightarrow \Delta I_1 = \frac{V_s D}{fL} = \frac{100 \times 0.5}{50000 \times 1 \times 10^{-3}} = 1A$$

$$\rightarrow \Delta I_2 = \frac{V_s D}{fL_0} = \frac{0.5 \times 100}{50000 \times 1 \times 10^{-3}} = 1A$$

$$\rightarrow \Delta V_{c1} = \frac{I_s (1 - D)}{fC} = \frac{10(1 - 0.5)}{50000 \times 47 \times 10^{-6}} = 2.12V$$

$$\rightarrow \Delta V_{c2} = \frac{V_s D}{8C_0 L_0 f^2} = \frac{0.5 \times 100}{8 \times 47 \times 10^{-6} \times 1 \times 10^{-3} \times 50000^2} = 0.05V$$

**Procedure:** 

- 1. Rig up the circuit as per the circuit diagram.
- 2. The inductor and capacitor values are chosen as per the theoretical calculations.
- 3. The circuit is simulated for variable duty cycle and for various load values.
- 4. The current through inductor, voltage across inductor ,current through capacitor , voltage across capacitor and output voltage ,current waveforms are traced for all conditions.









(Dr.G.Annapurna) Assoc. Prof. – EEE (Dr N. Malla Reddy) HOD - EEE

Power Converters Simulation lab

M. Tech – II Sem

#### **FLY-BACK CONVERTER**

Aim: To study the open loop operation of Fly-Back Converter with R-Load using MAT LAB / SIMULINK software.

#### **Circuit Diagram:**



#### **Theory:**

Fly-back converter is derived from the buck –boost converter .By placing a second winding on the inductor, it is possible to achieve electrical isolation. The circuit operation can be divided into two modes.

#### Mode-1:



When Switch is ON, input current flows through the transformer primary winding  $V_{1,}$  switch  $V_T$  and to  $-V_S$ . Due to transformer action, voltage is induced in the secondary winding and current start flowing through diode D and capacitor C resulting the capacitor to charge.

## Power Converters Simulation lab

M. Tech – II Sem

Mode-2:



When Switch is 'OFF' the transformer secondary winding  $V_2$  is de-energized and so the diode gets turned OFF and as a result, the capacitor start discharging through the load.

#### **Theoretical Waveforms:**



Power Converters Simulation lab

M. Tech – II Sem

#### **Design Specifications:**

Assume  $V_S = 24 = V_1$ , f = 100KHz, R=48 $\Omega$ , D = 0.5

$$V^{O} = \begin{pmatrix} V_{S}D \\ 1-D \end{pmatrix} \begin{pmatrix} N_{S} \\ N_{P} \end{pmatrix}$$
  
Turns Ratio =  $\frac{N_{s}}{N_{P}} = 2$   
$$V = \begin{pmatrix} 24 \times 0.5 \\ 1-0.5 \end{pmatrix}$$
 (2)  
$$V_{o} = 48V$$
  
$$I_{o} = \frac{V_{o}}{R} = \frac{48}{48} = 1A = \text{Isecondary}$$
  
$$P_{o} = V_{o}I_{o} = 48 \times 1 = 48W$$

Magnetizing Inductance of Transformer

For discontinuous mode:  $L_p = \frac{V_s D}{fI_p}$ 

$$L_P = \frac{24 \times 0.05}{100 \times 10^3 \times 4.13}$$

$$L_P = 29 \ \mu H$$

For Continuous mode of operation, the inductance value must be large and hence it is chosen as

$$L_{P} = 290 \ \mu F$$

$$\frac{V_{S}}{V_{P}} = \frac{I_{P}}{I_{S}}, \qquad \frac{48}{24} = \frac{I_{P}}{1}$$

$$I_{P} = 2A.$$

$$V_{SW} = V_{SOURCE} + \frac{Np}{Ns} x \ V_{\theta}$$

### Power Converters Simulation lab

M. Tech – II Sem

#### **Procedure:**

- 1. Rig up the circuit as per the circuit diagram.
- 2. The inductor and capacitor values are chosen as per the theoretical calculations.
- 3. The circuit is simulated for variable duty cycle and for various load values.
- 4. The current through inductor, voltage across inductor ,current through capacitor , voltage across capacitor and output voltage ,current waveforms are traced for all conditions.

#### **Simulated Output Waveforms:**











(Dr.G.Annapurna) Assoc. Prof. – EEE (Dr N. Malla Reddy) HOD - EEE

Power Converters Simulation lab

M. Tech – II Sem

#### **Z-SOURCE INVERTER**

Aim: To study the Z-Source Inverter with R-Load using MATLAB / SIMULINK software.

**Circuit Diagram:** 



Fig. 1 Z – Source inverter

#### **Theory:**

The Z-source inverter is a buck-boost inverter that has a wide range of obtainable voltage. The traditional V- and I-source inverters cannot provide such feature. To describe the operating principle and control of the Z-source inverter, the three-phase Z-source inverter bridge has nine permissible switching states (vectors) unlike the traditional three-phase V-source inverter that has eight. The traditional three-phase V-source inverter has six active vectors when the dc voltage is impressed across the load and two zero vectors when the load terminals are shorted through either the lower or upper three devices, respectively. However, the three-phase Z-source inverter bridge has one extra zero state(or vector) when the load terminals are shorted through both the upper and lower devices of any one phase leg (i.e., both devices are gated on), any two phase legs, or all three phase legs. This shoot-through zero state (or vector) is forbidden in the traditional V-source inverter, because it would cause a shoot-through.

#### Power Converters Simulation lab

M. Tech – II Sem

We call this third zero state (vector) the shoot-through zero state (or vector), which can be generated by seven different ways: shoot-through via any one phase leg, combinations of any two phase legs, and all three phase legs. The Z-source network makes the shoot-through zero state possible. This shoot-through zero state provides the unique buck-boost feature to the inverter.

Mode-1: Equivalent circuit of the Z-source inverter viewed from the dc link.



**Mode-2:** Equivalent circuit of the Z-source inverter viewed from the dc link when the inverter bridge is in the shoot-through zero state.



#### Power Converters Simulation lab

M. Tech – II Sem

**Mode-3:** Equivalent circuit of the Z-source inverter viewed from the dc link when the inverter bridge is in the shoot-through zero state.



#### Analysis of Impedance Network:

For simplicity, assuming that the inductors L1 and L2 and capacitorsC1 and C2 have the same inductance and capacitance respectively, the Z-source network become symmetrical. From the symmetry and the equivalent circuits, we have

$$V_{C1} = V_{C2} = V_C$$
....(1)  
 $V_{L1} = V_{L2} = V_L$ ....(2)

Given that the inverter bridge is in the shoot-through zero state for an interval of  $T_0$ , during aswitching cycle, T and from the equivalent circuit, one has

$$V_L = V_C$$
;  $V_d = 2V_c$ ;  $V_i = 0$ ;

Now consider that the inverter bridge is in one of the eight non shoot-through states for an interval of T1, during the switching cycle. From the equivalent circuit, one has

$$V_{L}=V_{0}-V_{d}$$

$$V_{d}=V_{0};$$

$$V_{i}=V_{C}-V_{L}=V_{C}-(V_{0}-V_{C})V_{i}$$

$$=2V_{c}-V_{0}$$
(4)

Where  $V_0$  is the DC source voltage and  $T=T_0+T_1$ .....(5)

The average voltage of the inductor over one switching period should be zero in steady state,

#### Power Converters Simulation lab

thus,

 $V_L = [T_0 V_C + T_1 (V_0 - V_C)]/T = 0$  $V_L = (T_0 V_C + V_0 T_1 - V_C T_1)/T = 0$  $V_L = [(T_0 - T_1) * V_C / T] + [(T_1 V_0) / T]$  $(V_C/V_0)=(T_1/T_1-T)$ -----(6)

Similarly, the average DC link voltage across the inverter bridge can be found as follows. From equation 4:

> $V_i = [T_0 * 0 + T_1 (2V_c - V_0)] / T$  $2V_{C}=V_{0}$ .....(7)

From equation 6:

 $V_{C}=V_{0}*T_{1}/(T_{1}-T_{0})$ 

The peak DC-link voltage across the inverter bridge is

 $V_i = V_c - V_L = 2V_c - V_0$  $=T/(T1-T0) *V_0 = B*V_0$ .....(8)  $B=T/(T_1-T_0) \ge 1$  -----(9)

B is a boost factor

The output peak phase voltage from the inverter

Where

$$V_{out} = B * V_0 / 2....(10)$$

In this source

 $V_{out}=MB*V_0$  /2Where M is the modulation index

The output voltage can be stepped up and down by choosing an appropriate buck - boost factor B\*

 $B^* = B.M$  (it varies from 0 to  $\alpha$ )

The capacitor voltage can be expressed as

 $V_{C1} = V_{C2} = V_C = (1 - T_0/T) * V_C / (1 - 2T_0/T)$ 

M. Tech – II Sem

(11)

#### Power Converters Simulation lab

M. Tech – II Sem

The boost factor B is determined by the modulation index M. The boost factor B can becontrolled by duty cycle of the shoot-through zero state over the non-shoot through states of the PWMinverter. The shoot-through zero state does not affect PWM control of the inverter. Because, itequivalently produces the same zero voltage to the load terminal, the available shootthrough period islimited by the modulation index.

#### **Pulse Width Modulation Schemes:**

The basic idea to control the ZSI is to turn traditional zero state into shootthrough zero state, while keeping the active vectors unchanged, thus we can maintain the sinusoidal output and at the same time achieve voltage boost from the shoot-through of the dc link. Actually, this control strategy inserts shoot through in all the PWM traditional zero states during one switching period. This maintains the six active states unchanged as in the traditional carrier based PWM. In simple boost control method is illustrated by two straight lines, which are employed to realize the shoot through duty ratio (Do). The first one is equal to the peak value of the three-phase sinusoidal reference Since Do =  $T_0/T$ , thus voltages while the other one is the negative of the first one.

Whenever the triangular carrier signal is higher than the positive straight line or lower than the negative straight line, the inverter will operate in shoot-through. Otherwise it works as a traditional PWM inverter. Since the value of the positive straight line equals to the maximum of the sinusoidal reference signals and the value of the negative straight line equals to the minimum of the sinusoidal reference signal, then the modulation index (M) and the shootthrough duty ratio (Do) are interdependent each other. It is also observed that shoot-through duty ratio (Do) decreases with increasing modulation index (M).



#### **Implementation Diagram of SBC**

Shoot-through pulses are inserted into the switching waveforms by logical OR gate. To produce switching pulses, three phase reference waveforms having peak value with modulation index (M) are compared with the same high frequency triangular signal. Comparator compares these two signals and produces pulses (when Vsin>Vtri, on and Vsin<Vtri, off). These pulses are then sent to gates of the power IGBT's through isolation and gate drive circuit. The pulse generation of the three phase leg switches (S1, S3 and S5-positive group/upper switches and S2, S4 and S6-negative group/lower switches). This method is much uncomplicated; however, the resulting voltage stress across the device is relatively high because some traditional zero states are not utilized either partially or fully. This characteristic will restrict the obtainable voltage gain because of the limitation of device voltage rating. For a complete switching period, Tis total switching period, T0is the zero state time period and Do is the shoot-through duty ratio. The control of ZSI is done by this control technique (SBC).



## Power Converters Simulation lab

M. Tech – II Sem

## **Theoretical Waveforms:**



#### **PWM Signals from Simple Boost Control**
# Power Converters Simulation lab

M. Tech – II Sem

## MATLAB/SIMULINK Circuit:



## Power Converters Simulation lab

M. Tech – II Sem

#### **Design Specifications:**

Considering the Parameters for the given models followed as:

Input DC Voltage(Vdc)=250V Supply Frequency (fs) = 50 Hz , Switching Frequency (fsw)= 10 KHz , Three Phase Resistive Load = 10 ohm per phase In a Z-source Network:  $L_1=L_2=160\mu$ H and  $C_1=C_2=1000\mu$ F Modulation Index (M) = 0.8 Time Period (T)= 10^-5 Sec Shoot Through Period (T\_0) = 0.2\*10^-5 Sec Boost factor=  $\frac{1}{1-2T_T}=1.66$ Output Voltage across Z-Source= M \* B\*Vdc= 0.8\*1.66\*250= 332V Output across inverter= M\*B\* $\frac{V_{dc}}{2}=0.8*1.66*125=166V$ 

#### **Procedure:**

- 1. Rig up the circuit as per the circuit diagram in MATLAB/SIMULINK.
- 2. Observe the waveforms across the Z-source network, line voltage and phase voltages.

# Power Converters Simulation lab

M. Tech – II Sem

## **Simulation Waveforms:**











**Result:** Z-Source Inverter is simulated using MATLAB/SIMULINK and its operation is studied using various waveforms.

(Mr. P. Siva Prasad) Asst. Prof. – EEE (Dr N. Malla Reddy) HOD - EEE

Power Converters Simulation lab

M. Tech – II Sem

## THREE LEVEL DIODE CLAMPED INVERTER

Aim: Simulation of Three Level Diode Clamped Inverter using PWM Technique.

**Circuit Diagram:** 



Fig.1. Circuit Diagram of 3 level diode clamped inverter

**Basic operation of 3 level Diode Clamped inverter:** 



# Power Converters Simulation lab

M. Tech – II Sem

When P is connected to T1 the Vpo=+Vdc/2

When P is connected to T2 the Vpo=0

When P is connected to T3 the Vpo= -Vdc/2.

From the above figures, it is clear that in between P and O voltage is present. So to lock the voltages (+Vdc, -Vdc) clamping diodes are required.



Fig.2 Circuit diagram of 3 Level diode clamped multilevel inverter for one leg (Phase A) Operation of Switches:

S1	S2	S3	S4	Inverter Terminal voltage
ON	ON	OFF	OFF	+Vdc/2
OFF	ON	ON	OFF	0
OFF	OFF	ON	ON	-Vdc/2





#### Fig.6 Phase and Line voltage waveforms

Note: Consider E=Vdc/2 and -E= -

#### Vdc/2 Phase disposition Technique:

The rules for phase disposition method for a three level inverter are:

1) Two carrier waveforms are arranged in phase.

- 2) The converter is switched to + Vdc / 2 when the sine wave is greater than both carrier waveforms.
- 3) The converter is switched to zero when sine wave is lower than upper carrier wave but is higher than the lower carrier wave.
- 4) The converter is switched to Vdc / 2 when the sine wave is less than both carrier waveforms.

## Power Converters Simulation lab

M. Tech – II Sem

In the PWM scheme, there are two triangular waves, the upper triangle ranges from 1 to 0 and the lower triangle ranges from 0 to -1. During the positive cycle of the reference signal, when the reference wave is greater than triangle 1 and triangle 2, S1 and S2 are turned ON. When S1 and S2 are turned ON, the converter switches to + Vdc / 2 and when S2 and S3 are ON, the converter switches to zero and hence during the entire positive cycle S2 is completely turned ON and S1 and S3 will be turning ON and OFF. Thus, the converter output voltage switches from + Vdc / 2 to 0. During the negative half cycle of the modulation signal the converter output voltage switches from 0 to -Vdc / 2.



Fig.7 Switching pattern produced using the PD carrier-based PWM scheme. (a) Carrier and the modulation signals (b) S1 (c) S2 (d) S3 (e) S4.

# Power Converters Simulation lab

M. Tech – II Sem

#### **Design Considerations:**

+Vdc/2=50 Volts, -Vdc/2=-50 volts, R=10 Ohms, PWM = Phase Disposition method.

## **Procedure:**

- 1. Rig up the circuit as per the diagram.
- 2. To generate PWM, one Reference wave and two Carrier waves must be considered.
- 3. The carrier wave must be triangular wave and linear modulation is considered.
- 4. For linear modulation M.I is less than 1 and hence the reference magnitude is considered to be less than carrier wave magnitude.
- 5. The reference wave frequency is 50Hz and carrier wave frequency is considered as per requirement.





Fig. 8 Simulink diagram of three level Diode Clamped inverter









Power Converters Simulation lab

M. Tech – II Sem

## FIVE LEVEL DIODE CLAMPED INVERTER

Aim: Simulation of Five Level Diode Clamped Inverter using PWM Technique.

## **Circuit Diagram:**



Fig.1. Circuit Diagram of 5 level diode clamped inverter

# Power Converters Simulation lab

M. Tech – II Sem

**Operation of Switches:** 



Fig.2 Circuit diagram of 5 Level diode clamped multilevel inverter for one leg (Phase A)

Output	Switch State							
Voltage Va0	<b>S</b> <sub>1</sub>	S <sub>2</sub>	<b>S</b> 3	S <sub>4</sub>	Ss	S <sub>6</sub>	<b>S</b> 7	S
Vdc/2	1	1	1	1	0	0	0	0
Vdc/4	0	1	1	1	1	0	0	0
0	0	0	1	1	1	1	0	0
-Vdc/4	0	0	0	1	1	1	1	0
Vdc/2	0	0	0	0	1	1	1	1

## Power Converters Simulation lab

M. Tech – II Sem

## In- Phase disposition Technique:

The rules for In- phase disposition method for a five level inverter are:

- 1) Four carrier waveforms are arranged in phase and are compared with sinusoidal reference waveform.
- 2) The converter is switched to + Vdc / 2 when the sine wave is greater than both upper carrier waveforms.
- 3) The converter is switched to + Vdc / 4 when sine wave is lower than upper carrier wave but is higher than all other carrier waves.
- 4) The converter is switched to 0 when the sine wave is lower than upper carrier waves but higher than lower carrier waveforms.
- 5) The converter is switched to –Vdc/4 when sine wave is higher than lower most carrier wave and lesser than all other carrier waves.
- 6) The converter is switched to Vdc / 2 when the sine wave is less than both carrier waveforms.



Fig.3 PD carrier-based PWM scheme (Carrier and the modulation signals)

Power Converters Simulation lab

M. Tech – II Sem

## **Design Considerations:**

 $+V_{dc/4}=50$  Volts,  $V_{dc/2}=100$  volts, R=10 Ohms , PWM = Phase Disposition method,

MI = 0.8, Ref wave amp = 20V.

## **Procedure:**

- 1. Rig up the circuit as per the diagram.
- 2. To generate PWM, one Reference wave and four Carrier waves must be considered.
- 3. The carrier wave must be triangular wave and linear modulation is considered.
- 4. For linear modulation M.I is less than 1 and hence the reference magnitude is considered to be less than carrier wave magnitude.
- 5. The reference wave frequency is 50Hz and carrier wave frequency is considered as 1000Hz.
- 6. Run the simulation and save the waveforms in workspace.



Fig. 4 Pulse Generation

# Power Converters Simulation lab

M. Tech – II Sem



Fig. 5 Simulink Diagram of five level diode clamped inverter





Fig.8 Line voltages of the inverter output voltage

**Result :** The five level Diode Clamped inverter is simulated using MATLAB/SIMULINK and its operation is studied using various waveforms.

(Dr.G.Annapurna) Assoc. Prof. – EEE (Dr N. Malla Reddy) HOD - EEE

## Power Converters Simulation lab

M. Tech – II Sem

#### THREE PHASE THREE LEVEL SINUSOIDAL PWM BASED H-BRIDGE INVERTER

Aim: To study the three phase 3-level h-bride Inverter with R-Load using MATLAB / SIMULINK software.

**Circuit Diagram:** 



#### **Theory:**

A cascaded multilevel inverter consists of a series of H-bridge (single-phase, full-bridge) inverter units. The general function of this multilevel inverter is to synthesize a desired voltage from several separate dc sources, which may be obtained from batteries, fuel cells, or solar cells. The ac terminal voltages of different level inverters are connected in series.

The output of each bridge could be summed up to generate almost sinusoidal output voltage waveform for nth level of CHMI each full bridge inverter unit forming the CHMI with separate dc. Four semiconductors switches are able to produce three different voltage levels namely +Vdc, 0 and –Vdc depending on the switching state. Each of the switching always conducts for 180 degree or half-cycle regardless of the pulse width of the quasi-square wave so that this method will result in the equalization of the current stress in each of the components.

Each H-bridge was activated at certain amount of time at different start up angle and because each bridge was fed by separate dc source, the output of all the bridge which formed the CHMI output would be the sum of the separated dc sources for three phase nth level of CHMI inverter.

## Power Converters Simulation lab

M. Tech – II Sem

#### **Modulation Techniques**

In terms of the control strategy of a multilevel inverter, numerous researchers in the power electronic field have developed many modulation techniques. The two famous and simple modulation techniques are the Sinusoidal Pulse Width Modulation (SPWM) and, the Space Vector Pulse Width Modulation (SVPWM). A multilevel inverter switching signal can be generated using these two methods with less switching losses and harmonic distortion.

#### Sinusoidal Pulse Width Modulation (SPWM)

The CHMI was controlled by the SPWM where sinusoidal wave was compared with square waves to generate the switching signal that would trigger the semiconductors switches in time sequence considering the phase between the phases shift three phase inverter legs. This method used N-1 level carrier signals to generate the N-level inverter output voltage.

To generate the switching pulses of 3-level inverter utilizing sinusoidal pulse width modulation, two carrier signals were compared with one reference sine wave where the amplitude of the carrier signal was dividedinto two regions to fit the reference sine wave amplitude.

Modulation Index (M) 
$$= \frac{V_c}{V_c}$$

#### **Theoretical Waveforms:**



# Power Converters Simulation lab

M. Tech – II Sem

# MATLAB/SIMULINK Circuit:



Three Phase Three-Level H-Bridge Inverter

Power Converters Simulation lab

M. Tech – II Sem



3-Phase 3-Level H-bridge Sinusoidal PWM Generation

# Power Converters Simulation lab

M. Tech – II Sem

## **Design Specifications:**

Considering the Parameters for the given models followed as:

Input DC Voltage(Vdc)=250V

Supply Frequency (f) = 50 Hz,

Switching Frequency = 1kHz,

Three Phase Resistive Load = 10 ohm per phase

## **Procedure:**

- 1. Rig up the circuit as per the circuit diagram in MATLAB/SIMULINK Model platform.
- 2. Observe the output phase and line voltages.





Phase Voltage (V<sub>R</sub>)



## Power Converters Simulation lab

M. Tech – II Sem

#### THREE PHASE FIVE LEVEL SINUSOIDAL PWM BASED H-BRIDGE INVERTER

Aim: To study the three phase 5-level h-bride Inverter with R-Load using MATLAB /

SIMULINK software.

#### **Circuit Diagram:**



#### Fig.1 Three Phase Five Level Cascaded H-Bridge Inverter

#### Theory:

A cascaded multilevel inverter consists of a series of H-bridge (single-phase, full-bridge) inverter units. The general function of this multilevel inverter is to synthesize a desired voltage from several separate dc sources, which may be obtained from batteries, fuel cells, or solar cells. The ac terminal voltages of different level inverters are connected in series.

The output of each bridge could be summed up to generate almost sinusoidal output voltage waveform for nth level of CHMI each full bridge inverter unit forming the CHMI with separate dc. Eight semiconductors switches are able to produce five different voltage levels namely +2Vdc, +Vdc, -Vdc and -2Vdc, depending on the switching state. Each of the switching always conducts for 180 degree or half-cycle regardless of the pulse width of the quasi-square

#### Power Converters Simulation lab

M. Tech – II Sem

wave so that this method will result in the equalization of the current stress in each of the components.

Each H-bridge was activated at certain amount of time at different start up angle and because each bridge was fed by separate dc source, the output of all the bridge which formed the CHMI output would be the sum of the separated dc sources for three phase nth level of CHMI inverter.

Since this topology consist of series power conversion cells, the voltage and power level may be easily scaled. The concept of this inverter is based on connecting H-bridge inverters in series to get a sinusoidal voltage output. The output voltage is the sum of the voltage that is generated by each cell. The number of output voltage levels are 2n+1, where n is the number of cells. The switching angles can be chosen in such a way that the total harmonic distortion is minimized. An n level cascaded Hbridge multilevel inverter needs 2(n-1) switchingdevices where n is the number of the output voltage level.

The three phase cascaded five level inverter topology has been proposed in Fig.1. In each phase circuit consists of eight main switches in two series connected H-bridge configuration S1~S4, and S5~S8. The number of dc sources are two so the output voltage of the cascaded multilevel inverter is Vo= V1+V2. The output waveforms of multilevel inverters are in a stepped waveform therefore they have reduced harmonics compared to a square wave inverter. Each separate dc source (SDCS) is connected to a single-phase full-bridge, or H-bridge inverter. Each inverter level can generate three different voltage outputs, +2Vdc, +Vdc, –Vdc and -2Vdc, given in the table below:

Switches Turn On	Voltage Level
S1, S4	+Vdc
S1,S4,S5, S8	+2Vdc
S2,D4,S7,D8	0

Power Converters Simulation lab

M. Tech – II Sem

\$2,\$3	-Vdc
\$2,\$3,\$6,\$7	-2Vdc

Table: the switching states of Five Level CHB

#### **Modulation Techniques**

In terms of the control strategy of a multilevel inverter, numerous researchers in the power electronic field have developed many modulation techniques. The two famous and simple modulation techniques are the Sinusoidal Pulse Width Modulation (SPWM) and, the Space Vector Pulse Width Modulation (SVPWM). A multilevel inverter switching signal can be generated using these two methods with less switching losses and harmonic distortion.

#### Sinusoidal Pulse Width Modulation (SPWM)

The CHMI was controlled by the SPWM where sinusoidal wave was compared with square waves to generate the switching signal that would trigger the semiconductors switches in time sequence considering the phase between the phases shift three phase inverter legs. This method used N-1 level carrier signals to generate the N-level inverter output voltage.

To generate the switching pulses of 5-level inverter utilizing sinusoidal pulse width modulation, four carrier signals were compared with one reference sine wave where the amplitude of the carrier signal was divided into two regions to fit the reference sine wave amplitude.

Modulation Index (M)  $= \frac{V_r}{V_c}$ 

Power Converters Simulation lab

M. Tech – II Sem

## MATLAB/SIMULINK Circuit:





## Power Converters Simulation lab

M. Tech – II Sem

## **Design Specifications:**

Considering the Parameters for the given models followed as:

Input DC Voltage(Vdc)=250V

Supply Frequency (f) = 50 Hz,

Switching Frequency = 10kHz,

Three Phase Resistive Load = 10 ohm per phase

#### **Procedure:**

- 1. Rig up the circuit as per the circuit diagram in MATLAB/SIMULINK Model platform.
- 2. Observe the output phase and line voltages.

#### **Simulation Waveforms:**







M. Tech – II Sem





**Result:**Hencethree phase five level Inverter is simulated using MATLAB/SIMULINK and its operation is studied using various waveforms.

(Mr.P.Siva Prasad) Asst. Prof. – EEE (Dr N. Malla Reddy) HOD - EEE

Power Converters Simulation lab

M. Tech – II Sem

### **THREE PHASE THREE LEVEL SINUSOIDAL PWM BASED FLYING CAPACITOR**

Aim: To study the three phase 3-level flying capacitor Inverter with R-Load using MATLAB / SIMULINK software.

#### **Circuit Diagram:**



#### **Theory:**

The three phase three level flying capacitor inverter is called so because the capacitor's floats with respect to earth potential. Flying capacitor Multi level inverter is also known as Capacitor clamped MLI.For m level flying capacitor inverter consists of 2(m-1) switches, (m-1) main capacitors and (m-1)\*(m-2)/2 auxiliary capacitors are required in each phase leg. Thus a three level flying capacitor inverter consists of four switches, two main capacitors & one auxiliary capacitor in each leg.

The possible switching states are four in 3 level FCMLI. When the switches SW1, SW2 are ON and SW3, SW4 are OFF the output voltage is positive. When switches SW3, SW4 are

## Power Converters Simulation lab

M. Tech – II Sem

ON and SW1, SW2 are OFF the output voltage is negative. Zero level can be obtained in two ways that is either SW1, SW3 are ON or SW2, SW4 are ON.

#### **Modulation Techniques**

In terms of the control strategy of a multilevel inverter, numerous researchers in the power electronic field have developed many modulation techniques. The two famous and simple modulation techniques are the Sinusoidal Pulse Width Modulation (SPWM) and, the Space Vector Pulse Width Modulation (SVPWM). A multilevel inverter switching signal can be generated using these two methods with less switching losses and harmonic distortion.

#### Phase disposition sinusoidal pulse width modulation:

In SPWM technique, sinusoidal reference wave is compared with triangular carrier waveform to generate pulses to switches of inverter. This traditional SPWM technique is applied to multilevel inverter by using multiple carriers. For m level inverter (m-1) carriers are required. Phase disposition SPWM has carriers in same phase above andbelow zero reference line. All the carrier signals are of same frequency and same amplitude in PD-SPWM. It is most widely used method as it provides low harmonic distortion in load voltage and current.

#### Phase opposition disposition sinusoidal pulse width modulation

In this POD-SPWM strategy, the carrier signals above zero reference are in same phase and carrier signals below zero reference are also in same phase, but are 180° phase shifted from those above zero.

#### 1 0.8 0.6 0.4 0.2 0 0.2 0.4 0.6 0.4 0.0 0.005 0.001 0.015 0.02 0.02 0.02 0.015 0.02 0.02 0.02 0.02 0.02 0.015 0.02

#### **Theoretical Waveforms:**

# Power Converters Simulation lab

M. Tech – II Sem

## MATLAB/SIMULINK Circuit:



## Three Phase Three-Level Flying Capacitor Inverter with R-Load



3-Phase 3-Level Flying Capacitor Sinusoidal PWM Generation
### Power Converters Simulation lab

M. Tech – II Sem

#### **Design Specifications:**

Considering the Parameters for the given models followed as:

Input DC Voltage(Vdc)=250V

Capacitor with 2000  $\mu F$  and  $1 \mu \Omega$ 

Supply Frequency (f) = 50 Hz

Switching Frequency = 10kHz

Three Phase Resistive Load = 10 ohm per phase

### **Procedure:**

- 1. Rig up the circuit as per the circuit diagram in MATLAB/SIMULINK Model platform.
- 2. Observe the output phase and line voltages.

#### Simulation Waveforms:





**Result:** Hence three phase three level Flying Capacitor Inverter is simulated using

MATLAB/SIMULINK and its operation is studied using various waveforms.

(Mr.P.Siva Prasad) Asst. Prof. – EEE (Dr N. Malla Reddy) HOD - EEE

Power Converters Simulation lab

M. Tech – II Sem

#### THREE PHASE FIVE LEVEL SINUSOIDAL PWM BASED FLYING CAPACITOR

Aim: To study the three phase 5-level flying capacitor Inverter with R-Load using MATLAB / SIMULINK software.

#### **Circuit Diagram:**



#### **Theory:**

The flying capacitor inverter is called so because the capacitors float with respect to earth potential. Flying capacitor Multi level inverter is also known as Capacitor clamped MLI. For m level flying capacitor inverter consists of 2(m-1) switches, (m-1) main capacitors and (m-1)\*(m-2)/2 auxiliary capacitors are required in each phase leg. Thus a five level flying capacitor inverter consists of Eight switches, Four main capacitors & Six auxiliary capacitor in each leg. The switching states of five level inverter is as follows:

For an output voltage level V0 = Vdc, all upper half switches Sa1 through Sa4 are turned ON. For an output voltage level V0 = Vdc/2, turn on three upper switches Sa1 through Sa3 and one lower switch Sa1'.For an output voltage level V0 = 0, turn on two upper switches Sa1 & Sa2 and two lower switch Sa1' & Sa2'.For an output voltage level V0 = -Vdc/2, turn on one upper switch

### Power Converters Simulation lab

M. Tech – II Sem

Sa1 and three lower switches Sa1' through Sa3'. For an output voltage level V0 = -Vdc, turn on all lower half switches Sa1' through Sa4'.

Table 1 shows the voltage levels and their corresponding switch states. State condition 1 means the switch is ON, and state 0 means the switch is OFF.

V <sub>0</sub>	Sa <sub>1</sub>	Sa <sub>2</sub>	Sa <sub>3</sub>	Sa <sub>4</sub>	Sa <sub>1</sub> ,	Sa <sub>2</sub> ,	Sa <sub>3</sub> ,	Sa <sub>4</sub> ,
Vdc	1	1	1	1	0	0	0	0
Vdc/2	1	1	1	0	1	0	0	0
0	1	1	0	0	1	1	0	0
-Vdc/2	1	0	0	0	1	1	1	0
-Vdc	1	0	0	0	1	1	1	1

### **Modulation Techniques**

In terms of the control strategy of a multilevel inverter, numerous researchers in the power electronic field have developed many modulation techniques. The two famous and simple modulation techniques are the Sinusoidal Pulse Width Modulation (SPWM) and the Space Vector Pulse Width Modulation (SVPWM). A multilevel inverter switching signal can be generated using these two methods with less switching losses and harmonic distortion.

### Phase disposition sinusoidal pulse width modulation:

In SPWM technique, sinusoidal reference wave is compared with triangular carrier waveform to generate pulses for applying to the switches of inverter. This traditional SPWM technique is applied to multilevel inverter by using multiple carriers. For m level inverter (m-1) carriers are required. Therefore, for five level inverter, sinusoidal reference wave is compared with four carrier waveforms. Phase disposition SPWM has carriers in same phase above and below zero

## Power Converters Simulation lab

M. Tech – II Sem

reference line. All the carrier signals are of same frequency and same amplitude in PD-SPWM. It is most widely used method as it provides low harmonic distortion in load voltage and current.

### **Theoretical Waveforms:**



# MATLAB/SIMULINK Circuit:



Three Phase Five Level Flying Capacitor Inverter with R-Load



## Power Converters Simulation lab

M. Tech – II Sem

#### **Design Specifications:**

Considering the Parameters for the given models followed as:

Input DC Voltage(Vdc)=400V

Capacitor with 40000µF

Supply Frequency (f) = 50 Hz

Switching Frequency = 1 kHz

Three Phase Resistive Load = 50 ohm per phase

### **Procedure:**

- 1. Rig up the circuit as per the circuit diagram in MATLAB/SIMULINK Model platform.
- 2. Simulate the circuit for the phase and line output voltages.



### Simulation Waveforms:

Phase Voltage



**Result:** Three phase Five Level Flying Capacitor Inverter is simulated using MATLAB/SIMULINK and its operation is studied using various waveforms.

(Dr.G. Annapurna) Assoc. Prof. – EEE (Dr N. Malla Reddy) HOD – EEE

### Power Converters Simulation lab M. Tech – II Sem <u>SPACE VECTOR PULSE WIDTH MODULATION TECHNIOUE FOR</u> <u>SINGLE PHASE INVERTER</u>

Aim: Simulation of single phase inverter with Space Vector PWM Technique.

#### **Circuit Diagram:**



#### Fig.1. Circuit Diagram of single phase inverter

### Theory of operation :

Principle of Space Vector PWM :

- Treats the sinusoidal voltage as a constant amplitude vector Rotating at constant frequency
- This pwm technique approximates the reference voltage Vref by a combination of the four switching patterns V1 to V4.
- The coordinate transformation from abc to dq frame is carried out where three phase voltage vector is transformed into a vector in the stationary d-q coordinate frame which represents the spatial vector sum of the three phase voltages.

### Power Converters Simulation lab

M. Tech – II Sem

- The vectors V1 to V4 devide the plane into four sectors , each sector of  $90^{\circ}$
- Vref is generated by two adjacent non- zero vectors and two zero vectors.

Realization of Space Vector PWM

- Step 1 : Determine Vd, Vq, Vref and angle ' $\alpha$ '
- Step 2 : Determine time duration T1, T2, T0

Step 3 : Determine the switching time of each switch (S1 to S4)





# Power Converters Simulation lab

M. Tech – II Sem

		Phase voltage						
	Sa	Sb	Van	Vbn	Vcn	Vab	Vbc	Vca
V1	0	0	-Vdc/3	-Vdc/3	-2Vdc/3	0	-Vdc	Vdc
V2	1	0	Vdc	-Vdc	0	2Vdc	-Vdc	-Vdc
V3	1	1	Vdc/3	Vdc/3	-2Vdc/3	0	Vdc	-Vdc
V4	0	1	-Vdc	Vdc	0	-2Vdc	Vdc	Vde

#### Table 1: Three phase voltage representation

#### Table 2:Two phase voltage representation

	Sa	Sb	Vd	Vq	V=Vd+jVq
VI	0	0	-Vdc/3	-Vdc/√3	(2Vdc/3)e^-j2П/3
V2	1	0	Vdc	-Vdc/√3	(2Vdc/√3)e^-jП/6
V3	1	1	Vdc/3	Vdc/√3	(2Vdc/3)e^j∏/3
V4	0	1	-Vdc	Vdc/√3	(2Vdc/√3)e^j5∏/6

Switching time duration for sector 1:  $V_{\alpha}$   $\rightarrow$ 

$$V_1 T_1 * COS(-120^0) + V_2 T_2 * COS(-30^0) = V_S * T_S * COS(180^0 + 60^0 + \theta)$$

 $V_1 T_1 * (-1/2) + V_2 T_2 * COS(J3/2) = - V_S * T_S * COS(60^0 + \theta)$ 

ν<sub>β</sub> →

$$V_1 T_1 * COS(210^0) + V_2 T_2 * COS(120^0) = V_S * T_S * COS(180^0 + 30^0 - \theta)$$

 $V_1 T_1 * (-\sqrt{3}/2) + V_2 T_2 * COS(-1/2) = -V_S * T_S * COS(30^0 - \theta)$ 

 $T_1 = (V_S *T_S * COS\theta) / V_1$ 

Power Converters Simulation lab  $T_2 = (V_S *T_S * SIN\theta)/V_2$  M. Tech – II Sem

Switching time duration for any sector

$$T_{1} = \frac{Vs \mathcal{F}}{V1} COS \left(\theta + \left(\frac{n-1}{2}\right) \pi\right)$$
$$T_{1} = \frac{Vs \mathcal{F}}{V2} sin \left(\theta - \left(\frac{n-1}{2}\right) \pi\right)$$
$$T_{0} = T_{S} - \left(T_{1} + T_{2}\right)$$

Ts is the sampling time.

### Table 3: Switching times of each sector

SECTOR 1	SECTOR 2	
$T_1 = 3 V_{ref} T_S \cos(\alpha)$	$T_2 = -\sqrt{3} V_{of} T_S \sin(\alpha)$	
$2V_{dc}$	$2V_{dc}$	
$T_2 = \frac{\sqrt{3} V_{ref} Ts \sin \alpha}{V_{ref}}$	$T_3 = -3 V_{ref} Ts \cos(\alpha)$	
$2V_{dc}$	$2V_{dc}$	
$T_0 = Ts - (T_1 + T_2)$	$T_0 = Ts-(T_2+T_3)$	
SECTOR 3	SECTOR 4	
$T_3 = -3 \frac{V_{gg}Ts \cos(a)}{1}$	$T_4 = \sqrt{3} V_{ref} T_s \sin(a)$	
$2V_{dc}$	$2V_{de}$	
$T_4 = -\sqrt{3}  V_{set} T_s  \sin(\alpha)$	$T_5 = 3 V_{ref} T_5 \cos(\alpha)$	
$2V_{dc}$	$2V_{dc}$	
$T_0 = T_{5-}(T_3 + T_4)$	$T_0 = T_{s-1}(T_4 + T_5)$	

Power Converters Simulation lab

M. Tech – II Sem

Table 4 : Switching time of each transistor

sector	Upper switches	Lower switches	
1	S1=T2+To/2 S3=To/2	S2=T1+To/2 S4=T1+T2+To/2	
2	S1=T1+T2+To/2 S3=T2+To/2	S2= To/2 S4=T1+To/2	
3	S1=T1+T2+To/2 S3=T1+To/2	S2=T2+To/2 S4= To/2	
4	S1= To/2 S3=T1+To/2	S2=T1+T2+To/2 S4=T2+To/2	





### Power Converters Simulation lab

M. Tech – II Sem

#### Table 4 : Magnitude, angle and sector representation

Vectors	Magnitude	Angle (a)
Vı	2/3 V <sub>dc</sub>	-120°
V2	2/√3 V <sub>dc</sub>	-30 <sup>0</sup>
V <sub>3</sub>	2/3 V <sub>dc</sub>	60 <sup>0</sup>
$V_4$	2/13 V <sub>dc</sub>	150 <sup>0</sup>

Sector	Range of angles
1	$-120^{\circ} \le \alpha \le -30^{\circ}$
2	$-30^{\circ} \le \alpha \le 60^{\circ}$
3	$60^0 \le \alpha \le 150^0$
4	$150^{\circ} \le \alpha \le 180^{\circ}$
4	$-180 \le \alpha \le -120^{\circ}$

At any instant, the combination of the upper/lower switch signals will give an 'M' shaped wave, which is compared with a triangular signal to give gate pulses to the switches in the converter.

#### **Procedure:**

- 1. Rig up the circuit as per the diagram.
- 2. Follow the steps for realization of Space Vector Modulation.
- 3. The modulating wave (M shaped wave ) must be compared with carrier wave (triangular wave) and linear modulation is considered.
- 4. For linear modulation M.I is less than 1 and hence the reference magnitude is considered to be less than carrier wave magnitude.
- 5. The carrier wave frequency is considered as 1000Hz.
- 6. Run the simulation and save the waveforms in workspace.





- F

## Power Converters Simulation lab

M. Tech – II Sem

- $$\begin{split} Ta1 &= (u[6] = = 1)^* (u[1]^* u[2]^* (\cos(u[5])) / u[3]) + (u[6] = = 2)^* (-u[1]^* u[2]^* (\sin(u[5])) / u[4]) + (u[6] = = 3)^* \\ (-u[1]^* u[2]^* (\cos(u[5])) / u[3]) + (u[6] = = 4)^* (u[1]^* u[2]^* (\sin(u[5])) / u[4]) \end{split}$$
- $$\begin{split} Tb1 &= (u[6] = = 1)*(u[1]*u[2]*(sin(u[5]))/u[4]) + (u[6] = = 2)*(-u[1]*u[2]*(cos(u[5]))/u[3]) + (u[6] = = 3)* \\ (-u[1]*u[2]*(sin(u[5]))/u[4]) + (u[6] = = 4)*(u[1]*u[2]*(cos(u[5]))/u[3]) \end{split}$$
- Ta = sqrt(3)\*u[3]\*sin(u[2]-pi/3)

Tb = sqrt(3)\*u[3]\*sin(u[2]-2\*pi/3)

Fs = 10000 Hz

### Simulation Results:



**Fig.8 Inverter output voltage** 

**Result :** The Single phase two leg inverter is simulated using MATLAB/ SIMULINK and its operation is studied using various waveforms.

(Dr G.Annapurna) Assoc. Prof. – EEE (Dr N. Malla Reddy) HOD – EEE



Power Converters Simulation lab

M. Tech-II Sem

### **GENERATION OF SQUARE WAVEFORM USING FPGA XILINX**

**Aim** : To generate square waveform using FPGA Xilinx and MATLAB/Simulink. **Software requirements and version** : MATLAB/Simulink 2013a, Xilinx 2013 **Simulink Model**:



Fig.1 Simulink model for Square wave generation

### Procedure:

- 1. Build the simulink model as shown in Fig.1.
- 2. Open MATLAB simulink library & add system generator from Xilinx Blockset libraries: Basic Elements, Tools, and Index to the new model. Enter the specifications of the system generator as per the following Fig.2.
- 3. Add CMult block from Xilinx Blockset libraries: Math, Floating-Point. Enter the specifications of CMult block as per the following Fig.3.
- 4. Add constant block from Xilinx Blockset libraries: Basic Elements, Control Logic, Math, Floating-Point and Index. Enter the specifications of constant block as per the following Fig.4.
- 5. Add Addsub block from Xilinx Blockset libraries: Math, Floating-Point and Index. Enter the specifications of Addsub block as per the following Fig.5.
- 6. Add counter block from Xilinx Blockset libraries: Basic Elements, Control Logic, Math, and Index. Enter the specifications of counter block as per the following Fig.6.
- 7. Add scope to view the outputs and run the simulation.

G. Narayanamma Institute of Technology & Science (For Women) Shaikpet, Hyderabad – 500 104					
Department of Electrical and Electronics Engineering Power Converters Simulation lab M. Tech – II Sem					
System Generator: squarewave – – × Compilation Clocking General					
Compilation :       Settings         Bitstream       Settings         Part :       Spartan6 xc6stx25-3ftg256					
Synthesis tool:     Hardware description language:       XST     VHDL       Target directory:     Provide					
Project type : Project Navigator Synthesis strategy : Implementation strategy :					
XST Defaults*     ISE Defaults*       Create interface document     Create testbench       Import as configurable subsystem     Import as configurable subsystem					
Performance Tips Generate OK Apply Cancel Help Fig.2 System Generator Specifications					
Section       Constant Multiplier)       Implementation       Implem					
Constant Type       Output Type         © Fixed-point       © Boolean         Fixed-point       © Floating-point         Arithmetic type       Signed (2's comp)         Fixed-point Precision					
Floating-point Precision     Single C Double C Custom     Exponent width 8 Fraction width 24      Optional Ports      Sample Period      Sample Period					
Provide enable port     Sampled constant       Latency 0     1					
OK     Cancel     Help     Apply     OK     Cancel     Help     Apply       Fig.3 CMult Specifications     Fig.4 Constant Specifications					

G. Narayanamma Institute of Technology & Science				
(For Women)				
Shaikpet, Hyderabad	l – 500 104			
Department of Electrical and Electrical	ectronics Engineering			
-				
Power Converters Simulation lab	M. Tech – II Sem			
	😝 Counter2 (Xilinx Counter) — 🗆 X			
	Hardware notes: Free running counters are the least expensive in hardware. A count limited counter is implemented by combining a counter with a comparator.			
	Basic Advanced Implementation			
	Counter type:			
	Count to value 1			
😝 AddSub (Xilinx Adder/Subtracter) — 🛛 🗙	Count direction:			
Basic Output Advanced Implementation	Initial value -1			
Operation:	Output Precision			
C Addition C Subtraction C Addition or subtraction	Output type:			
Optional Ports	Number of bits 1			
Provide carry-in port	Binary point 0			
Provide carry-out port	Optional Ports			
Provide enable port				
Latency 0	-Explicit Sample Period			
	Sample period source:			
	Explicit period 1/20000			
OK Cancel Help Apply	OK Cancel Help Apply			
Fig.5 Add sub Specifications	Fig.6 Counter Specifications			



**Result:** 

Square waveform using FPGA –Xilinx is generated and studied.

(Dr.Himabindu T) Asst. Prof. – EEE (Dr N. Malla Reddy) HOD – EEE